Abstract. This paper proposed a three-phase six-switch buck-type APFC rectifier based on DSP28335. At present, the boost-type power factor correction rectifier has the advantages of high input current power factor and low harmonic distortion. However, it has the disadvantages of high EMI common-mode noise, and the high output voltage also produces negative effect to the DC-DC converter. This paper designed a three-phase six-switch buck-type APFC circuit, which has no shortcomings of the boost-type power factor correction rectifier, but retains the advantages of the boost-type rectifier, which has high input power factor, low harmonic distortion, low output voltage and low EMI common-mode noise. In addition, it has a high conversion efficiency. Finally a 117V input, 60V/138 watts output device is produced for verification.
Introduction
Rectifier plays a very important role in the converter device. At present, the input rectifier and filter circuit of many power electronic devices is composed of uncontrolled rectifier diode or capacitor filter circuit, so it will produce the problems such as low power factor and harmonic pollution. In power electronic equipment, a full-bridge rectifier is commonly used to convert 220V AC grid voltage to DC voltage. The input ac voltage is sinusoidal, but the input current is serious distorted which produced a large order of harmonic component [1] .
In order to prevent input current harmonic pollution, many countries have different restrictions on the harmonics and power factor of the input current for rectifiers of different power ratings. The power supply for telecommunication equipment is usually a capacitance type input circuit, so the phase difference between its current and voltage will produce power loss. In order to meet the requirements of related regulations, the power factor correction circuit is required, as a result, the power factor and the input current quality are improved.
At present, power factor correction is usually achieved with a boost-type power factor correction rectifier. The boost type power factor correction rectifier has the advantages of high input current power factor and low harmonic distortion. But three-phase boost power factor correction in special applications, especially the application of charging pile has some disadvantages. For example, output voltage is too high and narrow range, so it is not conducive to the rear end design.
In this paper, a three-phase six-switch buck-type APFC circuit is designed. It has high input power factor, low harmonic distortion, low output voltage and low EMI common-mode noise. In addition, it has high energy efficiency. Finally, the correctness of the method is verified by experiments.
The Control Algorithm of Three-phase Six-switch Buck-type APFC This design uses the three-phase six-switch buck-type APFC hardware block diagram as shown in Figure 1 . This design using the topology designed to a stable DC output power factor correction rectifier, and guarantee the input current is sinusoidal wave and keep high efficiency.
First of all, the line voltages Uab, Ubc are collected by the voltage sensor Lv25-P, and then calculate the Uca, and then calculate the Ua, Ub, Uc, finally using abc-dq transformation.
Phase-locked loop is used to obtain the phase-change voltage of each AD sampling period. A phase angle,θk+1=θk+ωTs, using phase-locked loop so that θk = 0, which is θk+1=ωTs. Now, A phase voltage is Kcosθk+1(K is a constant). A phase angle is θk+1,B phase angle is θk+1-2/3π,C phase angle is θk+1-4/3π.The duty ratiosδa, δb, andδc are calculated by the following equations 1:
(1) where Mx is a constant. However, this design has a high switching frequency, which has a very short sampling period, and in a period of relatively large amount of calculation. So in the actual program, the first list of the cosine value of the table, and then use the look-up table to be cosine, while the multiplication and division as far as possible with the shift or versus. Finally, the steady state error of the system is reduced by the PI regulator to improve the stability of the system.
In order to guarantee minimum switching loss as well as minimum input filter capacitor voltage ripple and minimum DC current ripple, the power period of the input voltage is divided into 12 equal areas, each of which is 30 degrees, as shown in Figure2(a).The duty ratiosδi of the pwm waves for each region is shown in the table1 [2, 3] . DSP pwm wave is shown in Figure2(b)(c)(d). 
The Hardware Implementation The Main Circuit
This design uses the three-phase six-switch buck-type APFC hardware block diagram as shown in Figure 1 . The design of the output inductor is divided into L1 and L2, and L1 = L2in order to provide symmetric attenuation impedances for conducted common-modenoise currents.
Sampling Circuit
The design of voltage sampling to use voltage sensor Lv25-P to the voltage amplifier and filter circuit of Figure 3 The design of current sampling to use current sensor La100-P to the current amplifier and filter circuit of Figure 3 (c), passed to DSP28335 and let DSP analysis and processing. Similarly, the input current is sinusoidal AC current, so the trailing end is also needed a conversion circuit. 
The Power Supply Module
The design of the control circuit power supply is shown in Figure 4 (a). Input 24V DC voltage passes the DC/DC converter TEN5-2411, and then output 5V DC voltage.
The design of IGBT drive power supply is shown in Figure 4 (b). Input 24V DC voltage passes the DC/DC converter TEN20-2413, and then output 15V DC voltage.
The design of the analog signal processing power circuit is shown in Figure 4 (c). Input 24V DC voltage passes the DC/DC converter TEN20-2423, and then output ±15V DC voltage.
The design of the power conversion circuit is shown in Figure 4 (d). Input 24V DC voltage passes REF5030I DC/DC converter, and then output 3V DC voltage.
The design of DSP28335 power is shown in Figure 4 (e). Input 24V DC voltage passesLM2596-3.3 DC/DC converter, and then output 3.3V DC voltage. 
IGBT Driver
This design using the three-state output 16-bit 2.5V to 3.3V / 3.3V to 5Vlevel translatorSN74LV164245 turns DSP28335 output 3.3V PWM wave (for example PWM1A) to 5V PWM wave (for example HPWM1A), as shown in Figure 5 (a). HPWM wave first passes high-speed MOSFETdriveUCC27423DR with enable pin, and then passes IGBT driving optocouplerHCPL-3120.Finally it can make signals of IGBT driving, as shown in Figure 5 (b). IGBT's error signal SO_A passes optocoupler TLP121 to IGBT_PA_IN.
Experimental Verification
The design of the experimental parameters are as follows: Po=138WUi, rms=117V Io=2.3A M=0.24 fp=12.8kHzLo=2mH Li=0.7mH Ci=1uF Ro=26Ω
Where 
Summary
In this paper, a three-phase six-switch buck-type APFC circuit is designed, which has no shortcomings of the boost-type power factor correction rectifier, but retains the advantages of the boost-type rectifier, which has high input power factor, low harmonic distortion, low output voltage and low EMI common-mode noise. In addition, it has a high energy efficiency. The experimental results also prove the correctness of this design method.
